IEEE Xplore® RELEASE 2.1

Welcome United States Patent and Trademark Office

□ Search Results

BROWSE   SEARCH   IEEE XPLORE GUIDE

Results for "((peripheral<and>arbitration)<and> (multiple<in>metadata)) <and> (pyr >..."   ☑e-mail
Your search matched **29** of **1239820** documents.
A maximum of **500** results are displayed, **100** to a page, sorted by **Relevance** in **Descending** order.

» Search Options

View Session History

New Search

» Key

IEEE JNL	IEEE Journal or Magazine
IEE JNL	IEE Journal or Magazine
IEEE CNF	IEEE Conference Proceeding
IEE CNF	IEE Conference Proceeding
IEEE STD	IEEE Standard

Modify Search

((peripheral<and>arbitration)<and> (multiple<in>metadata)) <and> (pyr >= 1951 <a   [»]

☐ Check to search only within this results set

Display Format: ⊙ Citation   ○ Citation & Abstract

Select   Article Information

☐   1. **On-chip bus structure for custom core logic designs**
Remaklus, W.;
WESCON/98
15-17 Sept. 1998 Page(s):7 - 14
Digital Object Identifier 10.1109/WESCON.1998.716402
AbstractPlus | Full Text: PDF(528 KB)   **IEEE CNF**

☐   2. **Considerations on Customer Access to the ISDN**
Waber, K.;
Communications, IEEE Transactions on [legacy, pre - 1988]
Volume 30, Issue 9, Sep 1982 Page(s):2131 - 2136
AbstractPlus | Full Text: PDF(640 KB)   **IEEE JNL**

☐   3. **A multiple-access pipeline architecture for digital signal processing**
McKinney, B.C.; El Guibaly, F.;
Computers, IEEE Transactions on
Volume 37, Issue 3, March 1988 Page(s):283 - 290
Digital Object Identifier 10.1109/12.2165
AbstractPlus | Full Text: PDF(708 KB)   **IEEE JNL**

☐   4. **SIERA: a unified framework for rapid-prototyping of system-level hardwa**
Srivastava, M.; Brodersen, R.W.;
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transaction:
Volume 14, Issue 6, June 1995 Page(s):676 - 693
Digital Object Identifier 10.1109/43.387729
AbstractPlus | Full Text: PDF(1876 KB)   **IEEE JNL**

☐   5. **Bus architecture of a system on a chip with user-configurable system log**
Winegarden, S.;
Solid-State Circuits, IEEE Journal of
Volume 35, Issue 3, March 2000 Page(s):425 - 433
Digital Object Identifier 10.1109/4.826825
AbstractPlus | References | Full Text: PDF(280 KB)   **IEEE JNL**

☐   6. **Hardware to software migration with real-time thread integration**
Dean, A.G.; Shen, J.P.;
Euromicro Conference, 1998. Proceedings. 24th
Volume 1, 25-27 Aug. 1998 Page(s):243 - 252 vol.1
Digital Object Identifier 10.1109/EURMIC.1998.711807
AbstractPlus | Full Text: PDF(960 KB)   **IEEE CNF**

7. **S/NET: A High-Speed Interconnect for Multiple Computers**
   Ahuja, S.;
   Selected Areas in Communications, IEEE Journal on
   Volume 1, Issue 5, Nov 1983 Page(s):751 - 756

   AbstractPlus | Full Text: PDF(704 KB)   IEEE JNL

8. **A Broadband Packet Switch for Integrated Transport**
   Hui, J.; Arthurs, E.;
   Selected Areas in Communications, IEEE Journal on
   Volume 5, Issue 8, Oct 1987 Page(s):1264 - 1273

   AbstractPlus | Full Text: PDF(968 KB)   IEEE JNL

9. **A New CSMA-CD Protocol for Local Area Networks with Dynamic Prioritie Collision Probability**
   Kiesel, W.; Kuehn, P.;
   Selected Areas in Communications, IEEE Journal on
   Volume 1, Issue 5, Nov 1983 Page(s):869 - 876

   AbstractPlus | Full Text: PDF(864 KB)   IEEE JNL

10. **Microcontroller-based architecture for control of a six joint robot arm**
    Kabuka, M.R.; Glaskowsky, P.N.; Miranda, J.;
    Industrial Electronics, IEEE Transactions on
    Volume 35, Issue 2, May 1988 Page(s):217 - 221
    Digital Object Identifier 10.1109/41.192652

    AbstractPlus | Full Text: PDF(492 KB)   IEEE JNL

11. **Intelligent network/2: The architecture-The technical challenges-The opp**
    Gilmour, J.; Gove, R.D.;
    Communications Magazine, IEEE
    Volume 26, Issue 12, Dec. 1988 Page(s):8 - 11, 63
    Digital Object Identifier 10.1109/35.9133

    AbstractPlus | Full Text: PDF(336 KB)   IEEE JNL

12. **A course on multimicrocomputer system with emphasis on design**
    Ganesan, S.;
    Education, IEEE Transactions on
    Volume 31, Issue 3, Aug. 1988 Page(s):165 - 171
    Digital Object Identifier 10.1109/13.2307

    AbstractPlus | Full Text: PDF(476 KB)   IEEE JNL

13. **An integrated approach to distributed demand assignment in multiple-bu**
    Karmarkar, V.V.; Kuhl, J.G.;
    Computers, IEEE Transactions on
    Volume 38, Issue 5, May 1989 Page(s):679 - 695
    Digital Object Identifier 10.1109/12.24270

    AbstractPlus | Full Text: PDF(1268 KB)   IEEE JNL

14. **Verifying a multiprocessor cache controller using random test generatioı**
    Wood, D.A.; Gibson, G.A.; Katz, R.H.;
    Design & Test of Computers, IEEE
    Volume 7, Issue 4, Aug. 1990 Page(s):13 - 25
    Digital Object Identifier 10.1109/54.57906

    AbstractPlus | Full Text: PDF(920 KB)   IEEE JNL

15. **A multiprocessor approach for meeting the processing requirements for**
    Ito, M.R.; Takeuchi, L.Y.; Neufeld, G.W.;
    Selected Areas in Communications, IEEE Journal on
    Volume 11, Issue 2, Feb. 1993 Page(s):220 - 227
    Digital Object Identifier 10.1109/49.215017

    AbstractPlus | Full Text: PDF(676 KB)   IEEE JNL

16. **A new course on supercomputers and parallel architectures**
Narasimhan, V.L.;
Education, IEEE Transactions on
Volume 38, Issue 4, Nov. 1995 Page(s):340 - 345
Digital Object Identifier 10.1109/13.473153

AbstractPlus | Full Text: PDF(660 KB)   IEEE JNL

17. **Fully parallel integrated CAM/RAM using preclassification to enable large**
Schultz, K.J.; Gulak, P.G.;
Solid-State Circuits, IEEE Journal of
Volume 31, Issue 5, May 1996 Page(s):689 - 699
Digital Object Identifier 10.1109/4.509851

AbstractPlus | Full Text: PDF(1196 KB)   IEEE JNL

18. **A 0.5-μm CMOS 4.0-Gbit/s serial link transceiver with data recovery using**
Chih-Kong Ken Yang; Ramin Farjad-Rad; Horowitz, M.A.;
Solid-State Circuits, IEEE Journal of
Volume 33, Issue 5, May 1998 Page(s):713 - 722
Digital Object Identifier 10.1109/4.668986

AbstractPlus | References | Full Text: PDF(260 KB)   IEEE JNL

19. **Pausible clocking-based heterogeneous systems**
Yun, K.Y.; Dooply, A.E.;
Very Large Scale Integration (VLSI) Systems, IEEE Transactions on
Volume 7, Issue 4, Dec. 1999 Page(s):482 - 488
Digital Object Identifier 10.1109/92.805755

AbstractPlus | References | Full Text: PDF(316 KB)   IEEE JNL

20. **A microprocessor with a 128-bit CPU, ten floating-point MAC's, four float dividers, and an MPEG-2 decoder**
Suzuoki, M.; Kutaragi, K.; Hiroi, T.; Magoshi, H.; Okamoto, S.; Oka, M.; Ohba,
Y.; Furuhashi, M.; Tanaka, M.; Yutaka, T.; Okada, T.; Nagamatsu, M.; Urakaw
Kunimatsu, A.; Goto, H.; Hashimoto, K.; Ide, N.; Murakami, H.; Ohtaguro, Y.; ⨍
Solid-State Circuits, IEEE Journal of
Volume 34, Issue 11, Nov. 1999 Page(s):1608 - 1618
Digital Object Identifier 10.1109/4.799870

AbstractPlus | References | Full Text: PDF(640 KB)   IEEE JNL

21. **A 2000-MOPS embedded RISC processor with a Rambus DRAM controlle**
Suzuki, K.; Daito, M.; Inoue, T.; Nadehara, K.; Nomura, M.; Mizuno, M.; Iima, 1
Fukuda, T.; Arai, T.; Kuroda, I.; Yamashina, M.;
Solid-State Circuits, IEEE Journal of
Volume 34, Issue 7, July 1999 Page(s):1010 - 1021
Digital Object Identifier 10.1109/4.772417

AbstractPlus | References | Full Text: PDF(512 KB)   IEEE JNL

22. **Software-based rerouting for fault-tolerant pipelined communication**
Young-Joo Suh; Dao, B.V.; Yalamanchili, S.;
Parallel and Distributed Systems, IEEE Transactions on
Volume 11, Issue 3, March 2000 Page(s):193 - 211
Digital Object Identifier 10.1109/71.841738

AbstractPlus | References | Full Text: PDF(1608 KB)   IEEE JNL

23. **An optical interconnection network for terabit IP routers**
Chao, H.J.; Ti-Shiang Wang;
Lightwave Technology, Journal of
Volume 18, Issue 12, Dec 2000 Page(s):2095 - 2112
Digital Object Identifier 10.1109/50.908820

AbstractPlus | References | Full Text: PDF(396 KB)   IEEE JNL

24. **A multi-DSP based instrument on a VXI C-size module for real-time meas**
Bucci, G.; Landi, C.;

Instrumentation and Measurement, IEEE Transactions on
Volume 49, Issue 4, Aug. 2000 Page(s):884 - 889
Digital Object Identifier 10.1109/19.863943

AbstractPlus | References | Full Text: PDF(128 KB)   IEEE JNL

25. **A novel VLSI digital signal processor architecture for high-speed vector :
operations**
Taylor, D.; Retter, R.;
Acoustics, Speech, and Signal Processing, IEEE International Conference on
Volume 12, Apr 1987 Page(s):531 - 534

AbstractPlus | Full Text: PDF(160 KB)   IEEE CNF

26. **Sirocco: cost-effective fine-grain distributed shared memory**
Schoinas, I.; Falsafi, B.; Hill, M.D.; Larus, J.R.; Wood, D.A.;
Parallel Architectures and Compilation Techniques, 1998. Proceedings. 1998 I
Conference on
12-18 Oct. 1998 Page(s):40 - 49
Digital Object Identifier 10.1109/PACT.1998.727144

AbstractPlus | Full Text: PDF(92 KB)   IEEE CNF

27. **Techniques for software thread integration in real-time embedded systen**
Dean, A.G.; Shen, J.P.;
Real-Time Systems Symposium, 1998. Proceedings., The 19th IEEE
2-4 Dec. 1998 Page(s):322 - 333
Digital Object Identifier 10.1109/REAL.1998.739760

AbstractPlus | Full Text: PDF(128 KB)   IEEE CNF

28. **A multi-DSP based instrument on a VXI C-size module for real-time meas**
Bucci, G.; Landi, C.;
Instrumentation and Measurement Technology Conference, 1998. IMTC/98. C
Proceedings. IEEE
Volume 1, 18-21 May 1998 Page(s):261 - 266 vol.1
Digital Object Identifier 10.1109/IMTC.1998.679775

AbstractPlus | Full Text: PDF(596 KB)   IEEE CNF

29. **Reducing overheads in distributed shared memory systems**
Morris, J.; Gregg, R.R.; Herbert, D.; McCoull, J.;
System Sciences, 1997, Proceedings of the Thirtieth Hawaii International Conf
Volume 1, 7-10 Jan. 1997 Page(s):244 - 252 vol.1
Digital Object Identifier 10.1109/HICSS.1997.667263

AbstractPlus | Full Text: PDF(836 KB)   IEEE CNF

Google™
Scholar BETA

| peripheral arbitration multiplexer | 1951 - 2000 | Search | Adv Scl Scl

Scholar

Results **1 - 10** of about **44** for **peripheral arbitration multiplexer**. (**0.10** seconds)

Designing Systems for Flexibility, Functionality, and Performance with the 88110 Symmetric ...

J Gipper - Compcon Spring'92. Thirty-Seventh IEEE Computer Society ..., 1992 - ieeexplore.ieee.org
... The **multiplexer** is designed to support cache line ... CPU type master, like a **peripheral**
DMA controller. Three bus **arbitration** algorithms are supported; round robin ...
Web Search - ieeexplore.ieee.org - portal.acm.org

On-chip bus structure for custom core logic designs

W Remaklus, IBM Microelectronics - The 1998 WESCON Conference, 1998 - ieeexplore.ieee.org
... PLB macro consists of a bus **arbitration** control unit ... The On-Chip **Peripheral** Bus
(OPB) is a secondary ... the address and data buses as a distributed **multiplexer**. ...
Cited by 3 - Web Search - ieeexplore.ieee.org - csa.com

AMBA: enabling reusable on-chip designs

D Flynn - IEEE Micro, 1997 - ieeexplore.ieee.org
... Manufacturing test access may use either **multiplexer** block isolation ... request the
bus and a bus-**arbitration** unit grants ... slave (such as memory or **peripheral** I/O ...
Cited by 37 - Web Search - dx.doi.org - portal.acm.org - portal.acm.org - all 5 versions »

The FLYSIG Prototyping Approach

W Hardt, B Kleinjoahann, A Rettbergr - PROC INT WORKSHOP RAPID SYST PROTOTYPING. pp. 115-120.
2000, 2000 - ieeexplore.ieee.org
... by sprinkling a small set of **arbitration** cells among ... The implementation is also
multiplexer based. ... Master-mode and **peripheral** mode configuration can be used. ...
Cited by 4 - Web Search - doi.ieeecs.org - doi.ieeecomputersociety.org - uni-paderborn.de - all 10 versions »

GTD-5 EAX hardware overview

S Magnusson, W Jinbo - IEEE Communications Magazine, 1983 - ieeexplore.ieee.org
... **Peripheral** Processors (PP's). In its maximum configuration, the MDC can ... contention
is resolved using a dynamic round-robin **arbitration** technique similar to ...
Web Search - ieeexplore.ieee.org - csa.com

Single-chip MPEG2 MP@ HL Decoder with Multi-decode and Seamless Display Features

VHTVYOVK Kohiyama - FUJITSU Sci. Tech. J, 2000 - magazine.fujitsu.com
... **multiplexer** (transport stream de-**multiplexer**), and an ... converter, OSD, and other
peripheral functions ... conventional MPEG decoders are realized using **arbitration**. ...
View as HTML - Web Search

Product Brief

E Microcontroller - Infineon Technologies, 2000 - e-www.motorola.com
... with power saving • Serial **Peripheral** Interface(s ... to be selected using external
multiplexer — Two DMA ... by-byte data transfer — **Arbitration**-lost interrupt ...
Cited by 2 - Web Search - quickcores.com - pldworld.com - directinsight.co.uk - all 6 versions »

Heterogeneous multiprocessor for the management of real-time video and graphics streams

MTJ Strik, AH Timmer, JL van Meerbergen, GJ van ... - IEEE Journal of Solid-State Circuits, 2000 -
ieeexplore.ieee.org
... At the input, a **multiplexer** is added, and at the ... D. Background Memory **Arbitration**
and Stream Caching In the ... While a CPU or **peripheral** needs low latency for the ...
Cited by 15 - Web Search - hwswworld.com - xs4all.nl - csa.com - all 6 versions »

MAR: An Integrated System for Focal Plane Edge Tracking with Parallel Analog Processing and Built-in ...

M Tremblay, D Poussart - Pattern Recognition, 1990. Proceedings., 10th International ..., 1990 -
ieeexplore.ieee.org
... processing and the complexity of **peripheral** selection logic ... by the size of the analog
output **multiplexer**. ... indices while the position **arbitration** modules check ...
Web Search - ieeexplore.ieee.org

Self-taught visually-guided pointing for a humanoid robot
MJ Marjanovic, B Scassellati, MM Williamson - From Animals to Animats: Proceedings of, 1996 - ai.mit.edu
... by a custom-built packet **multiplexer** box ... all the computation, nor enough **peripheral**
control ports ... a distributed system of activation and **arbitration** will become ...
Cited by 51 - View as HTML - Web Search - ai.mit.edu - groups.csail.mit.edu - cs-www.cs.yale.edu

Gooooogle ▶

Result Page: **1** 2 3 4 5   **Next**

| peripheral arbitration multiplexer | Search |

Google Home - About Google - About Google Scholar